A 28-nm Floating-Point Computing-in-Memory Processor Using Intensive-CIM Sparse-Digital Architecture
A 28-nm Floating-Point Computing-in-Memory Processor Using Intensive-CIM Sparse-Digital Architecture
A 1638TOPS and 455POPS W SRAM Computing-in-Memory Macro for Signed Operands Computation and Batch Normalization Implementation