A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips
A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips
admin
0
7
A Flexible and Verifiable Keyword PIR Scheme for Cloud?Edge?Terminal Collaboration in AIoT
